Google

ASIC Engineer, IP Design

Posted On

March 11, 2025

Location

Bengaluru, Karnataka

Experience Level

Freshers/Experienced

Job Type

Permanent

Apply By

March 27, 2025

Job Description

Work as part of the team that delivers coherent fabric interconnect solutions.
Define microarchitecture details such as interface protocol, block diagram, data flow, pipelines, etc.
Perform RTL development (SystemVerilog), debug functional/performance simulations.
Perform RTL quality checks including Lint, CDC, Synthesis, UPF checks.
Participate in synthesis, timing/power estimation, and FPGA/silicon bring-up.

Minimum qualifications:

Bachelor’s degree in Electrical or Computer Engineering or equivalent practical experience.
5 years of experience with Register-Transfer Level (RTL) design using Verilog/System Verilog and microarchitecture.
5 years of experience with ARM-based System on a Chip (SoCs), interconnects and Application-Specific Integrated Circuit (ASIC) methodology.
Experience with a coding language like Python or Perl.

Preferred qualifications:

Master's degree or PhD in Electrical Engineering, Computer Science, or equivalent practical experience.
6 years of industry experience with Intellectual Property (IP) design.
Experience with methodologies for Register-Transfer Level (RTL) quality checks (e.g., Lint, CDC, RDC).
Experience with methodologies for low power estimation, timing closure, synthesis.

Bachelor’s degree in Electrical or Computer Engineering or equivalent practical experience.
5 years of experience with Register-Transfer Level (RTL) design using Verilog/System Verilog and microarchitecture.
5 years of experience with ARM-based System on a Chip (SoCs), interconnects and Application-Specific Integrated Circuit (ASIC) methodology.
Experience with a coding language like Python or Perl.

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

In this role, you will design foundation and chassis IPs (e.g., Network on
Chip (NoC), Clock, Debug, IPC, Memory Management Unit (MMU) and other peripherals) for Pixel System on a Chip (SoCs). You will collaborate with members of architecture, software, verification, power, timing, synthesis, etc. to specify and deliver a quality Register-Transfer Level (RTL). You will solve technical problems with micro-architecture, low power design methodology and evaluate design options with performance, power and area in mind.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

Jobs at Bengaluru

Oracle

Senior Member of Technical staff

Professional

Bengaluru, Karnataka

ASIC Engineer, IP Design Apply Now

Job Description

Minimum qualifications:

Preferred qualifications:

Jobs at Bengaluru

More Jobs at Google

Actively Recruiting Companies at Bengaluru, Karnataka

ASIC Engineer, IP Design